




| XEOS POWER       |  |
|------------------|--|
| xio              |  |
| 11/06/2018 09:37 |  |
| Sheet: 1/19      |  |



|                          |      |
|--------------------------|------|
| XMC2800 CLK, XTAG, RESET |      |
| xio                      |      |
| 11/06/2018 09:37         |      |
| Sheet:                   | 2/19 |



|                  |  |
|------------------|--|
| XMOS USB         |  |
| xio              |  |
| 11/06/2018 09:37 |  |
| Sheet: 3/19      |  |




XEF-216-512-FB236


|                  |  |
|------------------|--|
| X0 PORT X0       |  |
| xio              |  |
| 11/06/2018 09:37 |  |
| Sheet: 4/19      |  |









|                  |
|------------------|
| Slots 3,4,5      |
| xio              |
| 11/06/2018 09:37 |
| Sheet: 7/19      |




|                  |
|------------------|
| Slot 6           |
| xio              |
| 11/06/2018 09:37 |
| Sheet: 8/19      |









|                  |
|------------------|
| xio              |
| 11/06/2018 09:37 |
| Sheet: 10/19     |




|                  |
|------------------|
| STM POWER        |
| xio              |
| 11/06/2018 09:37 |
| Sheet: 11/19     |




|                            |  |
|----------------------------|--|
| STM Periph i/o, Debug LEDs |  |
| xio                        |  |
| 11/06/2018 09:37           |  |
| Sheet: 12/19               |  |






|                  |
|------------------|
| SD, Audio in     |
| xio              |
| 11/06/2018 09:37 |
| Sheet: 14/19     |




|                  |  |
|------------------|--|
| STM SDRAM        |  |
| xio              |  |
| 11/06/2018 09:37 |  |
| Sheet: 15/19     |  |




Question: Does splitting the power rails like this actually help with the power line "cleanliness" ?  
 Should I have separate regulators instead ?  
 In particular, PVDD (for PLL) needs to be clean

1.8v from +5v AP7363-18D-13 : fixed, 1.8vout, 5.5vin, 1.5A

Pull-up/down resistors on data signal lanes



Bypass caps on supply rails




|                  |     |
|------------------|-----|
| HDMI Out         | xio |
| 11/06/2018 09:37 |     |
| Sheet: 16/19     |     |









|                  |
|------------------|
| STM VIDEO in     |
| xio              |
| 11/06/2018 09:37 |
| Sheet: 19/19     |