

Power budgets



5v supply @ 10A
 - Total power supply is 50W

3.3v from 5V, max power provided = 1.5A / Vreg
 - One Vreg per slot
 - One Vreg for everything else
 - Max power consumed = 4W * 7 = 28W


1.8v from 5V, max power provided = 1.5A
 - Max power consumed = 4W


3.3v main-board current sinks (in mA)


'PIO' STM32F7	320
'XIO' STM32F7	320
IS66WV51216EBLL	25
MAX3232 x2	4
LEDs x6	20
IS42S32800J	190
LAN8742A-CZ	50
NCP380	1
Total	910




Block Diagram	
xio	
26/06/2018 09:19	
Sheet: 1/18	















LEDs, Video-bus, unused	
xio	
26/06/2018 09:19	
Sheet: 5/18	



XIO PSRAM, VHDCI	
xio	
26/06/2018 09:19	
Sheet: 6/18	



XIO Serial I/O	
xio	
26/06/2018 09:19	
Sheet: 7/18	






B1,2,3	+5V
B4,10,14	Slot 3.3v
B5	Card-present
B6,7,8,11,13	GND
B15,12,9	Slot ID


PCIe_98
Slot id: 0,0,0

PCIe_98
Slot id: 0,0,1

Slots 0,1
xio
26/06/2018 09:19
Sheet: 8/18






Slot id: 0,1,0




Slot id: 0,1,1

B1,2,3	+5V
B4,10,14	Slot 3.3v
B5	Card-present
B6,7,8,11,13	GND
B15,12,9	Slot ID




PCIE_98
Slot id: 1,0,0




PCIE_98
Slot id: 1,0,1

B1,2,3	+5V
B4,10,14	Slot 3.3v
B5	Card-present
B6,7,8,11,13	GND
B15,12,9	Slot ID



Slots 4,5
xio
26/06/2018 09:19
Sheet: 10/18




Slot 6
xio
26/06/2018 09:19
Sheet: 11/18




PIO POWER	
xio	
26/06/2018 09:19	
Sheet:	12/18




XSPI to XIO LEDs
Unused pins




PIO LEDs, XSPI to XIO, Unused	
xio	
26/06/2018 09:19	
Sheet: 13/18	



PIO SD, Audio in	
xio	
26/06/2018 09:19	
Sheet: 14/18	




Question: Does splitting the power rails like this actually help with the power line "cleanliness" ?
 Should I have separate regulators instead ?
 In particular, PVDD (for PLL) needs to be clean



Trace thickness	0.035 mm
Prepreg thickness	0.2 mm
Trace width	12 mil
Inter-trace spacing	6 mil
Prepreg dielectric	4.2
Differential impedance	102 ohms


PIO HDMI Out
xio
26/06/2018 09:19
Sheet: 16/18



Trace thickness	0.035 mm
Prepreg thickness	0.2 mm
Trace width	12 mil
Inter-trace spacing	6 mil
Prepreg dielectric	4.2
Differential impedance	102 ohms

PIO Ethernet	
xio	
26/06/2018 09:19	
Sheet:	17/18

Trace thickness	0.035 mm
Prepreg thickness	0.2 mm
Trace width	16 mil
Inter-trace spacing	8 mil
Prepreg dielectric	4.2
Differential impedance	91.6 ohms



PIO USB host-only mode	
xio	
26/06/2018 09:19	
Sheet: 18/18	